SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 214.25-3.1%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: porn_start878 who wrote (33848)3/27/2001 10:24:48 PM
From: combjelly of 275872
 
"Of what kind will be the memory bus, and will it cope with the impreesive i850 performance at, say 533MHz?"

That is dependent on the memory hub being used. The beauty of that approach is that it is easier to do wide memory channels, since the memory hub can be located at the memory arrays. I suspect that you will eventually see several different types of memory hubs, some with L3 cache, and other without. Remember that LDT has up to 200Mbytes/second per pin, so the transfer to the CPUs can have more pines for more bandwidth.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News