SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Charles R who wrote (102478)4/6/2000 12:53:00 AM
From: Scumbria  Read Replies (1) of 1576024
 
Chuck,

It has been my observation that system level performance is limited by two major factors- clock speed and memory latency. This effect can be seen in that radically different architectures, K6, K7 and PIII all score about the same at the same MHz. PIII does a little better because the onboard L2 reduces memory latency. I expect the same for Willy. With large caches(?) and high MHz, Willy will score well on benchmarks. Using DRDRAM is a mistake however, because of the longer latency.

I'm not certain how the half cycle ALU will play out. It is entirely possible that will limit the clock speed of the chip. It will be interesting to see if that turns out to be a mistake. "No clever idea goes unpunished."

I expect that Athlon will have a process technology advantage over Willy for some time to come, because AMD already has a big headstart with the design. Intel will have to stabilize Willy in 0.18u Aluminum before they can port it, whereas Athlon is already being ported.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News