SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 41.41+2.2%Dec 5 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Jim McMannis who wrote (107016)8/4/2000 4:38:34 PM
From: Tenchusatsu   of 186894
 
Jim, <Just like MMX and SSE? Raw Mhz and FPU power are what really matters?>

I agree that nothing beats raw MHz (at least until you become bottlenecked by the DRAM and its relatively long latencies).

But SSE is far from being a failure. Look at how high Pentium III is scoring on the SPEC benchmarks thanks to good compiler technology. Without SSE, the compiler would have less to work with. How come AMD can't make good use of 3DNow (or those Athlon New Instructions) in the SPEC benchmarks?

As for FPU, even Sledgehammer's new "RISC-like" FPU will require recompiled code which must take specific advantage of the new architecture. Heck, if you're going to recompile code anyway, why not just go one step further and make the jump to IA-64, where floating-point power is taken to a new level? (There, that's my shameless IA-64 plug for the week.)

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News