SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (114033)6/3/2000 6:40:00 PM
From: porn_start878  Read Replies (1) of 1575984
 
Scumbria,

As for the L1 miss rate, I think someone tried to benchmark the Athlon with the L2 cache disabled (to speculate on an eventual Spitfire without L2) and the result was very disappointing. For that one I really don't have the courage to go look back and look for the link since it was done somewhere in Q1.

Another fact that gave me some hope, is when I saw 800+ Athlon losing some ground to the PIII due to slower caches.

Finally the high level of associativity contributed a little bit too even if I don't understand well the impact of a high associativity (I think it lower the miss rate by associating a larger part off the virtual memory... as you can read it is pretty obscure in my mind)

I was expecting a 20-30% increase, I still expect at least 10%.

Hope you're wrong :)

Max
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News