SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Steve Porter who wrote (114540)6/6/2000 3:28:00 AM
From: Tenchusatsu   of 1574215
 
Steve, <if AMD wanted a wider l2 data bus on tbird they would have put it there. Just like if Intel WANTED 1MB of L2 cache on every coppermine it would be there. But it isn't. Why? Not because of the engineers, it's the marketting guys.>

I suppose AMD didn't care about trivial engineering stuff like die size, manufacturability, time-to-market, complexity of redesign, etc.

Like I said before, I'm not trying to second-guess AMD's decision making. But I really don't think the limitations were purposely put in there just because marketing wanted some artificial segmentation.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext