SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 39.37+6.7%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: THE WATSONYOUTH who wrote (142144)8/22/2001 12:09:47 PM
From: fingolfen   of 186894
 
The convention in the industry is to say channel length/gate length/device length when one is talking about
electron flow across the inversion region. (never width)
The device width/gate width/channel width refers to the
width of the device between isolation regions. The terms are never mixed. That's the way it's been as long as I can remember.

If you're talking about device physics, yes, that's absolutely true. I should be more careful in the future. My background is somewhat mixed and I often equate "polysilicon line width" with "gate length," etc.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News