SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 40.51+0.4%Dec 9 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tony Viola who wrote (162707)3/21/2002 2:33:31 PM
From: dale_laroy  Read Replies (1) of 186894
 
>doubling the set associativity makes up for having half the L2 memory size with regard to cache hit rate? If so, why doesn't everyone go that way and save all that memory space? The logic for 16 way associativity (over 8 way) can't be anywhere near the size of another 512 KB of L2.<

I guess Intel designers are just stupid.

Seriously, it also helps that Clawhammer will probably also use the smaller cache line size of Athlon. This increases the number of entries for a given cache size. The tradeoff is that it decreases bandwidth, and the Intel influenced revised benchmarks favor bandwidth over latency.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News