SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 41.41+2.2%Dec 5 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: wanna_bmw who wrote (165624)6/2/2002 4:08:47 AM
From: Dan3   of 186894
 
Re: the 20MHz thing looks like a misprint

No, but it implies that there is no cache. A read to main memory takes 50ns, which works out to 20 mhz.

This, by the way, is why Rambus failed (higher latency). Rambus motherboards need dual memory channels to compete with single channel SDRAM/DDR motherboards that have lower bandwidth. Doubling the number of channels adds costs.

Edit - I see Tcmay wrote about this, already. If you want to see more about it, go to the Rambus board and start reading the messages from Q2 of 1999.

It's also worth noting that Hammer's on-die memory controller means that Hammer will "see" memory running at "300mhz", while all other chips from Intel and AMD are stuck with "200mhz."
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News