SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD:News, Press Releases and Information Only!
AMD 210.00-2.0%Jan 7 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Yousef who wrote (1901)11/3/1997 11:47:00 PM
From: Maxwell  Read Replies (1) of 6843
 
Yousef:

The AMD engineer told me the K6 polygate length (in your terminology)
on their 0.35um process is 0.29um-0.30um. I asked him how come AMD doesn't go for smaller size to get higher speed. He said the transistor was initially designed for gate of 0.31um. Thus they pushed it down as hard as they could. To match Intel's gate length they would have to redesign the transistor all over. It is not a good idea since they are under great pressure to come up with the K6+ and K7 and making money on the K6 at the same time.

Intel's nitride spacer looks very good. I read in literature that nitride spacer becomes more important as you drop the polygate length
below 0.18um. The reason is that as the poly length gets smaller you need higher temperature to form TiSi. However, Ti will react with the SiO2 spacer to form TiSi and you get bridging whereas nitride is less likely to react with Ti. How small of the polygate length you can go down to with TiSi? What is Intel's 0.25um process poly CD?

Thanks for the information

Maxwell
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext