SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD)
AMD 216.00-0.7%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: dougSF30 who wrote (201624)6/12/2006 12:57:56 AM
From: rwhighamRead Replies (1) of 275872
 
I guess its a matter of interpretation. To me, the items listed in slide 20 all make perfect sense as the steps leading to 65nm introduction. Those steps include

1) Get Fab 36 up and running on the current 90 nm transistor (Mask Set 1 Fab 36 12" - Revision G)

2) Upgrade the 90 nm transistor to SiGe, still at 90 nm. It's safer than introducing SiGe at the 65nm scale. (Mask set 2 for Fab 36 -- transistor layers only)

3) Introduce 65nm (2nd full Mask set for Fab 36). But don't expect higher performance parts from first 65nm mask set which will use conservative (safe) rules.

As far as the performance increase from SiGe, try 1.42/1.24 = 14.5%.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext