CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: FJB who wrote (22054)	12/15/1997 11:27:00 PM
From: Robert G. Bianchi	of 33344

Bob G., No, I would have said dice if I meant to include the area of the SRAM die. The die size of the PII MPU core on what Intel calls its 0.35æ process is 203mmý. This figure does not include the onboard SRAM. Check the May 12, 1997 MPU report for a picture of the die(excluding any other dice) and the 203mmý caption. You can also refer to: intel.com; Nice stuff of Scrumbia! Nothing like the facts to get in the way of a good argument! <g> Bob

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next