Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 259.65

+1.4%

9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (33461)	3/26/2001 4:40:10 PM
From: TimF	Read Replies (1) of 275872

Since most instructions access memory, it makes sense to put the address calculation and cache access ahead of the execute stage. Cyrix did this, and achieved very high IPC's as a result. It effectively eliminates the load-to-use penalty. Would making such a change in a future generation of processor break code that is highly optimized for the current processors? Is there any other potential downside of this change that you can think of? Tim

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next