SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 95.45+1.3%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (43169)5/30/2000 9:43:00 AM
From: Scumbria   of 93625
 
Ten,

Unfortunately, most real-world benchmarks these days do not exercise peak bandwidth. This may be due to the P6 bus not running fast enough, among other factors.

As I have been pointing out for the last two years on SI, single processor systems generally don't require a huge amount of bandwidth from DRAM. Large on-board caches absorb most of the memory bandwidth requirements.

As clock speeds increase, the total memory bandwidth requirement increases as well, but larger caches are again mitigating the bandwidth requirements to DRAM.

It won't be too much longer before CPUs start using embedded DRAM to reduce off-chip DRAM utilization. This is already being used in PS2.

There is no point complaining about benchmarks. The PIII bus has a peak bandwidth utilization of 800 MB/s, which cheap SDRAM can service quite adequately (as can be seen in Tom's BX-133 testing.)

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News