SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 104.08+2.4%Dec 8 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (44863)6/18/2000 5:40:00 PM
From: John Walliker   of 93625
 
Scumbria,

Do you remember the old days when BIOS settings on PC's allowed you program the first beat latency from the L2? As far as I can tell, Rambus' claim is the same technique, applied to DRAM.

I think the obvious way then would have been to have a strobe signal for the output register of the SDRAM which was driven by the chipset with a configurable delay. The innovation was to put the programmable delay into the memory chip itself. Rambus needed to do this, as Ali Chen pointed out, to compensate for propagation delays on the bus and allow each bit to be slotted into its proper place. SDRAM could have been implemented with an extra strobe pin, as was done with some SSRAMs and FIFOs. However, putting the programmable delay onto the memory chip saves a pin.

John
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext