SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : All About Sun Microsystems

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Just_Observing who wrote (49321)5/30/2002 12:38:45 AM
From: ptanner   of 64865
 
re: "One correction already on Hammer - "The chip should measure just 104mm2 in a 0.13-micron CMOS process, according to AMD--just one-quarter the die size estimated for McKinley."

This is the size for the Clawhammer which is anticipated to have 256-512KB L2. The larger cache on the Hammers (up to 1MB) as well as other features (dual channel memory controller on-die and additional HT link) would also make add to the size. The Clawhammer will be limited to 1-2 CPU systems while Sledgehammer (Operton) supports 1-8.

-PT
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext