SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : All About Sun Microsystems
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: I_Banker who wrote (62220)10/28/2004 1:37:10 AM
From: QwikSand  Read Replies (1) of 64865
 
An example of this is AMD64s inability to run 16-bit code. No more DOS even if you really really want it.

This is a false statement. You should read the actual documentation for the part before posting something like this. I am typing this post on an Athlon 64 which boots into DOS more or less like any other x86 PC in history, that is into 16-bit real mode (see below: an Athlon 64 and an Opteron are identical except for small details). I use it like that all the time to make bare-metal backups of my system drive, since I don't (in the least) trust the Microsoft interfaces that supposedly allow 3rd-party backup software to back up a running Windows XP system.

Of course, it could be that I just happened to get a bad one.

From the AMD BIOS and Kernel Developer's Guide for AMD Athlon™ 64 and AMD Opteron™ Processors, first paragraph of chapter 2 on processor initialization. My emphasis.

amd.com

Each AMD Athlon™ 64 and AMD Opteron™ processor based system has one processor with its HyperTransport™ link connected to a HyperTransport™ I/O hub.When a reset signal is applied, this processor is initialized as the bootstrap processor (BSP). In a multiple processor system, any other processors are initialized as application processors (APs). The BSP begins executing code from the reset vector (0xFFFFFFF0), while each of the APs waits for its Request Disable bit to clear to 0. An AP does not fetch code until its Request Disable bit is cleared. Both BSP and AP operate in 16-bit Real mode after reset. The BSP has the Boot Strap Processor bit set in its APIC_BASE (001Bh) MSR, and each AP has this bit cleared.

--QS
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News