SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Process Boy who wrote (62234)6/18/1999 2:00:00 PM
From: Shane Geary   of 1576093
 
PB: Re: " TSMC goes with a relatively larger Leff to minimize gate leakage. Another approach is to (obviously?) optimize the isolation structures"

Are we talking about the same thing here? To me, gate leakage is a leakage current through the gate oxide, rather than sub-threshold current between source and drain.

Anyway, we are is severe danger of going off-topic here (well, too late I suppose) and boring people to death, even if anyone is reading.

Yousef has a lot to answer for, for starting this off.

Regards,

Shane
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext