SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 50.59+4.9%Feb 6 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Meathead who wrote (83034)6/7/1999 11:53:00 PM
From: Tenchusatsu   of 186894
 
<Why would Timna need a processor (FSB) bus? With this level of integration, all Timna needs is Hublink for ICH interface.>

Timna has no processor bus (FSB). The article is wrong. Timna will have two interfaces to the outside world. The first is, of course, the RDRAM memory controller (so much for the anti-Rambus crowd). The secord, I think, is the HubLink interface you mentioned to connect to the "South Bridge" part of the chipset. HubLink is going to be the standard inter-chip communication protocol for Intel's future chipsets.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext