SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Wind River going up, up, up!
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Allen Benn who wrote (832)4/11/1997 9:51:00 PM
From: David R. Lehenky   of 10309
 
Adding a second bus is a traditional approach to performance
enhancement in computer systems. Motorola's VME bus is a good example.
Initially, VME was a single bus. As CPU performance increased, the
performance impact of I/O transfers interrupting main memory accesses
caused the VME bus standard to add a dedicated (but optional) memory
bus, thus segregating I/O activity from memory access. I would expect
that Intel's intent is the same with the new dual bus arrangement. If
anything, this should allow I2O to deliver its maximum benefit. With
a single system bus, the large improvement in I/O throughput brought
about by I2O would have a detrimental impact on memory accesses. Intel
may well be making this move because of their experience with I2O on
overall system performance.

-Dave Lehenky
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News