SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 46.47-4.5%Jan 30 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Rob Young who wrote (88672)9/22/1999 5:06:00 PM
From: Tenchusatsu   of 186894
 
Rob, <With L3 (yes L3.. Intel is attempting to change industry view with L0 and L1 and L2)>

Big deal. It's just nomenclature. Intel just wanted to keep the name L2 for the last layer of cache before the FSB. If you wanted to be more precise, you could call them L1, L1.5, and L2, although I doubt that would go over well. (By the way, I usually think of L3 as a common cache on a motherboard that is shared by multiple processors.)

I sure can't wait to see what an L(-1) cache looks like.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News