Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (91734)	2/6/2000 12:56:00 AM
From: Dan3	Read Replies (2) of 1578303

Re: Coppermine's on-die cache only transfers data every other clock. (What more do you need when you transfer a full 256-bit cacheline in one gulp?).. Your post raises an interesting point. I posted here some months ago speculation that the cache added to coppermine(that results in it being competitive with Athlon) may have been "borrowed" from the Willamette design. Which would mean that we've already seen a nice chunk of Willamette's performance improvement. I know that you (and others) scoffed at that idea, but now you are pointing out that the coppermine cache doesn't make much sense as a match to the PIII core that it's been attached to - are you sure that that cache wasn't taken from Willamette (or Itanium)? Are you in a position to know such things? Dan

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next