SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (91762)2/6/2000 2:06:00 PM
From: Charles R  Read Replies (1) of 1577031
 
<I can't think of any reason why you would want to run the L2 faster than the core. The core can only absorb data so fast, and the caches need to be balanced to optimize the relationship.>

Depends on your definition of "core", no? If you have a IF/scheduler that can parcel out multiple full speed instructions to the execution units then one could benefit from a cache that has the bandwidth to support these units. Especially in a "multithreading" kind of environment.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News