SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 87.70-3.8%Nov 18 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: unclewest who wrote (21808)6/7/1999 12:58:00 PM
From: Tenchusatsu  Read Replies (2) of 93625
 
<Toshiba Corp. showed a motherboard with the 840 (code-named "Carmel") chipset for servers.>

Carmel is derived from Camino and will be able to support four-way multiprocessing. If I remember correctly, it will do two-way multiprocessing with a 133 MHz processor bus, or four-way with a 100 MHz processor bus. There are two RDRAM memory channels, probably running at the full 800 MHz data transfer rate (400 MHz double-pumped).

It is unknown to me how this chipset will be positioned in the server market. Weirder yet, the 460GX chipset that will support Merced at its release will support SDRAM, not RDRAM, because of the need to support a large number of DIMMs. I don't know how Carmel will support a large number of RIMMs, since two RDRAM channels can only support a maximum of eight RIMMs without any additional relay hubs. Perhaps Intel already has some relay hubs in the works, or maybe some interim SDRAM-to-RDRAM translator hubs that are specific to Carmel.

Oh, and by the way, Carmel supports Pentium III Xeon, especially the 0.18 micron versions known as Coppermine and Cascades. Coppermine is a regular Pentium III shrunk down to the 0.18 micron manufacturing process, and it will have 256K of on-die L2 cache. Cascades is a "Xeon" version of Coppermine with 1 MB of on-die L2 cache.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext