Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Petz who wrote (62018)	6/16/1999 9:16:00 PM
From: Paul Engel	Read Replies (1) of 1571891

Petz - Re: "Is it even possible to have a chip with the PLL (~one square mm) having a thinner oxide layer than the rest of the chip (183 square mm)?" Sure - it is possible, but very difficult and expensive. One oxide area needs to be masked - with a high temp. film such as SiN - while oxide in the remaining thin-ox areas is grown to a different thickness. This is not a good idea, generally, due to contamination of the original oxide when the masking film is stripped. I would doubt that AMD is doing this. They may have low threshold transistors - implemented with ion implants - in the PLL and want to keep the operating voltage low due to the high frequencies - but that's just a wild guess. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next