Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Yousef who wrote (62100)	6/17/1999 11:27:00 AM
From: kash johal	Read Replies (1) of 1571512

Yousef, Re:" My "dear", ignorant Ali ... You need to "study up" on your circuit design techniques. By stacking FET's, you can produce a larger voltage swing WITHOUT requiring that the gate oxide "see" those larger voltages. Only the Source/Drain diodes must be able to handle these voltages. Please try to "think" before posting next time." Yes, circuit design can help with voltage tolerance on inputs. Unfortunately it doesn't help you on outputs where you want the I/O to swing the full voltage. For example a CMOS 3.3V I/O needs to swing up to 3.3V and therefore the output driver must see the 3.3Volts on its drain/source. SO most deep sub-micron processess I am familiar with use dual gate oxides. Perhaps you should do some research before slamming folks as ignorant. Talking of ignorant - how about AMD getting to 600Mhz with their 0.25 micron process. Seems like AMD is far exceeding the speed grades as expressed by your ignorant remarks posted here numerous times as well as Intels best 0.25 micron speed grades. Regards, Kash Johal.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next