SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: kash johal who wrote (62109)6/17/1999 11:36:00 AM
From: Yousef  Read Replies (2) of 1571423
 
Krash,

Re: "For example a CMOS 3.3V I/O needs to swing up to 3.3V and therefore
the output driver must see the 3.3Volts on its drain/source."

Please Krash ... Read my earlier post more closely. I make this exact
statement that the higher I/O voltages need to be "tolerated" by the
Source/Drain diodes. In both a .25um and .18um process, the S/D diodes
have breakdowns well above 5V and Source-to-Drain breakdown doesn't occur
until about 5V as well ... Thus with clever circuit design to control gate
voltages, 3.3V I/O doesn't need dual gate oxides. This is especially
true for the "slower" buses like PCI. In the future Krash, please read
AND understand the material in my posts before "flaming", TIA. <ggg>

Make It So,
Yousef
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News