SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (65985)7/18/1999 11:13:00 PM
From: grok  Read Replies (1) of 1573333
 
RE: <This implies that the L2 SRAM cache was a speed limiting factor.
Intel had already stated that 900 MHz SRAMs were already running on the 0.18 micron process - as part of the development cycle.>

That CPU News posting sounded very suspicous. They try to make seem like they had interviewed Barrett but they obviously had not. The L2 thing may be a garbled version of why Intel put it on Coppermine in the first place.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News