Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 40.56

+10.3%

12:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (86239)	7/27/1999 10:43:00 PM
From: kapkan4u	Read Replies (1) of 186894

<You can see that the main bottleneck becomes the memory channel. If there is only one PC100 SDRAM channel in the system, then the bandwidth between memory and chipset is 0.8 GB/sec. The bandwidth between processor and chipset is 1.6 GB/sec, which is overkill in regard to the memory bandwidth. On the other hand, if DRDRAM were used, then the bandwidth between memory and chipset becomes 1.6 GB/sec, which then makes the extra bandwidth between processor and chipset much more useful.> What is the combined bandwidth of PCI and AGP interfaces? If it is close to 0.8 GB/sec then there is no vacant bandwidth. Right? What about DDR266 SDRAM instead of DRDRAM? Kap.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next