SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: tejek who wrote (67032)7/30/1999 4:09:00 PM
From: fyo  Read Replies (1) of 1574483
 
ted - Re: I had thought the PIII architecture would not allow it to get up to speeds beyond 600MHz and that is why intc was coming up with coppafeel.

The CuMine uses the same core architecture as the PIII (yes, the old P6 architecture). As mentioned in the other reply to your message, getting SRAM chips (L2 cache) at much >300MHz is pretty expensive still. (Clearly, 3-5ns SRAMs are not going to _overclock_ much ). The CuMine solves this problem by moving the L2 cache on-chip. It is thus only indirectly that the CuMine has an advantage compared to the PIII.

Since PIII's have been overclocked to 1GHz or so using 'exotic' cooling, I would estimate that the P6 core should be able to get (at least) very close to that at .18mu (with normal cooling).

--fyodor
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext