SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: tejek who wrote (69100)8/17/1999 9:31:00 PM
From: d[-_-]b  Read Replies (3) of 1585916
 
Tenchusatsu,

RE: Since I do not have a tech background, I wanted to get clear what Anand is
pointing out. It does not sound like he thinks its the Athlon chip itself that is the
problem but rather the chipset.


The chipset is probably part of the problem, but hasn't Paul and others pointed out the fact PIII's run at cpu clock for L2 cache and Athlon runs at half. From past readings here, I thought this was a hot topic - Intel choose speed with smaller cache and AMD choose larger cache slower cache access speed.

Cache is what makes a Xeon a Xeon instead of a PII, and why people pay big money for "server chips".

Cheers, Eric.

PS: Hope Anand figures it out soon, should be interesting to read his take on the subject.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext