SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: d[-_-]b who wrote (69101)8/18/1999 1:20:00 PM
From: tejek  Read Replies (1) of 1586086
 
Eric

RE: <<<The chipset is probably part of the problem, but hasn't Paul and others pointed out the fact PIII's run at cpu clock for L2 cache and Athlon runs at half. From past readings here, I thought this was a hot topic - Intel choose speed with smaller cache and AMD choose larger cache slower cache access speed.

Cache is what makes a Xeon a Xeon instead of a PII, and why people pay
big money....>>>

Thanks. There may well have been postings on this issue; however, I am learning as I go along and initially may not have caught the significance of those first postings.

When you say cache is what makes the Xeon a Xeon, I take that to mean that the Xeon's cache is larger than the PII. Is that correct?

BTW the article in "Toms Hardware" seems to have findings opposed to Anand's as re Athlon chipset stability.

ted
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News