SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 94.82+2.7%Nov 26 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Jdaasoc who wrote (27840)8/27/1999 12:11:00 AM
From: Dan3  Read Replies (2) of 93625
 
Re: I expect caches of 512K or 1 Mb so delays will be time needed to refresh cache...

You don't update the whole cache, you update the line. You keep the other lines in cache, overwriting them only if you need to. That's the whole point of a big cache, you are able to retain more lines, thus keeping more areas of memory cached. Larger caches don't need more bandwidth (though more burst can be helpful - and is being provided by more conventional SDRAM variants)

Increasing sustained bandwidth doesn't hurt anything, but it doesn't really help much (in PCs) either. Sustained bandwidth is important in I/O applications like network transfers and disk transfers, but again, SDRAM is overkill in those areas. (Gigabit ethernet has a real throughput of less than 100 megabytes/sec - even PC66 SDRAM provides several times that - and you can't get even PC66 bandwidth across the PCI bus anyway)

And regarding your last comment, goodbye and good luck, but please feel free to change your mind and keep up the dialogue.

Dan
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext