SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ali Chen who wrote (70050)8/27/1999 1:14:00 PM
From: Tenchusatsu  Read Replies (2) of 1573023
 
<With proper L2 design the 1/2 or 1/3 or even 1/4 speed for L2 does not impact performance significantly (on small-size workloads) while bigger caches vastly reduce miss rate on modern ever increasing workloads.>

I beg to differ on this one point. For P6 products, a LOT of activity takes place within the L2 caches. If the Pentium III had to go down to a 1/3 or 1/4 speed L2 cache, the performance impact would be significant. That's why Xeon features full-speed L2 caches, although the latency of off-chip cache does impact performance.

For Athlon, I guess that oversized 128K L1 cache does help a lot. But I can't believe that moving to a 1/3 or 1/4 speed L2 cache isn't going to be very bad for Athlon performance.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News