SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (70949)9/3/1999 9:19:00 PM
From: kash johal  Read Replies (2) of 1575901
 
Elmer,

Re:"Kash, if that were true then Intel wouldn't bother with Coppermine. Why would they add the die area for L2 if it offered no performance improvement? They would simply compact the PIII for .18u and be done with it."

The reason is very simple........to reduce costs.
It is much more expensive to build the module with external SRAM than the integrated chip at 0.18 micron.

I would guess that Coppermines will cost $20-30 less than current PIII's.

Basically coppermine is a CELERON with cache doubled and SSE and faster bus with some limited cahe control improvements.

And yet u keep posting this BS that it will be much higher performance than a PIII and close to an AThlon.

If Intel was serious about performance then willamette would have been out by now.

In fact it is in such poor shape that they won't even discuss it at the Microprocessor forum.

And the bottom line is that you know this and keep on spreading on the FUD.

regards,

Kash
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News