SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 115.18-7.7%Jan 23 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bilow who wrote (29380)9/12/1999 11:22:00 PM
From: Dan3  Read Replies (1) of 93625
 
Re: Latency Impact

An issue that I've tried to get discussed on the thread is rambus vs. Virtual Channel DRAM. VC is very similar to SDRAM but uses static registers to provide better latency and overcome some of the inefficiencies of the SDRAM bus. It is also suitable for either standard or DDR.

I think that the impact of reducing latency will be far greater than the benefit of streaming data that is provided by rambus's on chip interleave of banks.

VC is also no royalty, only 3% more die area, and uses existing testers, etc. I think that this is why AMD decided to go with VC and DDR instead of rambus. VIA, ALI, and SIS are all supporting Virchual Channel in their chipsets that are sampling now for Q4 99 release.

I'd be very interested in your opinion of Virtual Channel.

Dan

some benchmarks:
necel.com
necel.com

Datasheet:
necel.com
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext