SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Ampex Corporation (AEXCA)
AMPX 10.61-6.2%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: killybegs who wrote (10947)9/13/1999 10:58:00 AM
From: don_lapre  Read Replies (2) of 17679
 
Jubimer - I believe most have overlooked the largest problem associates with Internet video -- buffering. Most people have also overlooked this 1997 Ampex patent.

Key point: "In normal operation the Read Data FIFO 64 will be kept full enough (by setting the latency to be about 32 clocks) such that it will not become empty during the Refresh cycle pause. After refresh, read cycles continue and the Read Data FIFO 64 will be filled before the next refresh cycle, thus Read refresh occurs transparently to the user read process, such process continuing without gaps or pauses."

Without GAPS or PAUSES.

More:

"This invention relates generally to a method and apparatus for controlling a buffer, and more particularly to a method and apparatus for controlling at least one bank of dynamic FIFO (first-in first-out) RAM memory for storage and retrieval of digitized data at real time rates."

"The controller system controls the buffers to enable the continuous writing of user data to one of the first and second banks at a given address, with the user address and data synchronized to the write clock, while enabling simultaneous reading of data at a user provided address from the other of the first and second banks, with the loading of read addresses and outputting of read data occurring continuously and synchronously to the read clock. Refresh of the memory occurs when the read or write buffer is not full."

164.195.100.11

tiny
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News