SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tony Viola who wrote (72583)9/20/1999 7:26:00 PM
From: Goutam  Read Replies (1) of 1573355
 
Tony,

KZ's statement "The signals switch at 800 MHz. Only the clocks switch at 400 MHz" is true. Both edges of the clock are utilized in latching the data. Two sets of 16bits of data get sent/received during each clock pulse. The first 16 bits of data is set up on the data bus prior to the rising edge of the clock and then the signals on the data bus are switched to reflect the next 16 bits of data prior to the falling edge of the clock. This gives a transfer rate of 16 bits @ 800MHz and a 800MHz signal rate on the data bus.

Regards,
Goutama
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News