Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 35.94

-5.1%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Dan3 who wrote (88610)	9/21/1999 11:52:00 PM
From: Elmer	Read Replies (1) of 186894

Re: "It's too bad that Intel couldn't get the level 1 cache on Coppermine past 32K. I'll bet performance would be increased if it had the 128K level 1 cache Athlon has. How many additional cycles are required to fetch from level 2 on Coppermine when there is a cache miss in level 1? Is it just 1 extra clock? " One website is reporting the Coppermine will have 64K L1 to compliment the 256K(and greater) L2. I don't know if this is true or not but the same rumors were spread about PIII before it's release. I am not a processor architect so I am only guessing but I would think it would be only 1 clock as the memory requests would be dispatched to both L1 & L2 simultaneously. Someone else will hopefully comment. EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next