SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.94-5.1%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (88620)9/22/1999 10:39:00 AM
From: Tony Viola  Read Replies (1) of 186894
 
Ten,

The latency of the on-die L2 cache is eight clock cycles. This is true for Coppermine; I think it's also
true for Mendocino (Celeron) and Dixon (Mobile Pentium II).

This is better than the off-chip L2 cache of Pentium III, which I think was at least 18 clocks. Xeon's L2
latency is somewhere between 8 and 18. I don't know what Athlon's L2 latency is, but I'll bet it's
comparable to Pentium III.


Why so slow? Speed/power tradeoff dictating that it has to be low power because it's so big, ergo low speed?

Tony
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext