AMD/INTC/RMBS et ALL Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD/INTC/RMBS et ALL

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: grok who wrote (103)	9/23/1999 9:47:00 AM
From: Bilow	Read Replies (1) of 271

Hi KZNerd; Great post re history of granularity &c. Right on, and well said. As regards pin count and ground bounce, this is not an issue with 32-pin chips. Those who want more data on this subject will just have to call me an idiot, and I will respond by posting the links, but the fact that gate arrays are currently being designed with over 1000 pins should indicate to anybody that ground bounce is an issue that can be controlled. As long as I'm running on, one ugly solution to ground bounce is to drive all signals off chip as true/complement pairs, equally terminated. This essentially eliminates ground bounce. This is not a pretty solution, and is not necessary in the real world. Another solution is to phase your outputs with small delays between groups of synchronous pins... -- Carl

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next