SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Elmer who wrote (73743)10/3/1999 1:11:00 AM
From: kash johal  Read Replies (1) of 1584048
 
Elmer,

Now you've done it!!!!

Us ASIC boys have nothing like 5-20K DPM.

Seriously the validation of critical paths by simulation is fine and works day in and day out- AS LONG as the SIMULATIONS show that 99.9999% of parts easily meet the critical path.

With Rambus clearly they have to test the critical paths and as has been suggested guardband it as well.

I agree that testing it and ensuring that several different types of RIMMS work interchangeably seems like a tough task.

When data is flowing at 800Mhz not much leeway for mismatches.

I can even see shlocky RIMM connectors or lousy board manufacturing causing lots of problems even if everything is perfect.

I recall that Intel went to the cartridge approach of implementing L2 cache directly with the CPU die and that cache was running slower than todays RDRAM.

I sure hope they can fix the problems but they are certainly Non-Trivial.

regards,

Kash
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News