SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 40.56+10.2%Nov 28 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Charles R who wrote (89644)10/7/1999 1:25:00 AM
From: Process Boy  Read Replies (2) of 186894
 
Charles - <As processor speeds ramp, the memory/CPU speed disconnect increases. Every time there is a miss in the L2 cache, the CPU has to go to memeory and that delay will get worse when measured in CPU clock cycles. A system with a smaller cache will have a higher miss rate and will see higher penalty on performance. Makes sense now?>

Would a full speed 512 L2 help?

PB

Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News