SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 34.32-1.2%Nov 18 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Saturn V who wrote (89750)10/8/1999 5:58:00 PM
From: Tenchusatsu  Read Replies (1) of 186894
 
Saturn V, <Merced with its extensive prefetch capability will also benefit significantly from the high bandwidth of RAMBUS. The Six instruction per clock execution engine, which chew up a lot of memory bandwidth!>

460GX, Intel's 4-way Merced chipset, uses SDRAM, not RDRAM. The SDRAM in 460GX is heavily interleaved for high bandwidth, high bus utilization, and high capacities. Of course, the heavy interleaving is more expensive, but that's fine for servers.

Interleaving RDRAM in this way would have been overkill in bandwidth and even more expensive than interleaving SDRAM.

Tenchusatsu
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext