Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 48.23

+2.3%

Feb 11 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Craig Freeman who wrote (1644)	6/5/1996 10:59:00 AM
From: Andrew Chow	of 186894

In response to Cyrix P200+ v. PPro150 & M2 v. PPro comparisions- The Cyrix 6x86 150 (labeled P200+) is actually quite different than the PPro150, despite the same internal clock and PCI bus speeds. The Cyrix chip has a faster path to main memory (75Mhz vs. 60Mhz), but a slower path to L2 cache (75Mhz vs. 150 Mhz) due to the PPro's inclusion of L2 in an integrated ceramic package with the CPU chip. Which chip will be faster will be dependent on the application. However one should note that ALL Cyrix testing (and product labeling) is done with Pentium comparisions running Winstone 96 (all 16-bit applications with an emphasis on integer ops). If you run 32-bit apps under Win95/NT the Cyrix chip suffers in comparion to PPro. If you run certain types of games (flight simulators or 3D drawing shooters) or other apps that benefit from floating point math, the Cyrix chips suffers from a weak FPU. As far as the M2 v. PPro, the major problem Cyrix faces in the long run is finding enough excess fab capacity to build and integrate L2 cache into the CPU package. Cyrix realizes this and is trying to compensate by enlarging the L1 cache. But this is not as cost effective, particularly since Intel is making its L2 components using excess 0.6 micron fab capacity that has already been depreciated (you DID notice the correlation between the end of x486 & p5-60/66 production and the start of the L2 cache production for PPro didn't you?). This is critical since even a 8ns pipeline burst cache will generate wait states for the CPU over the 66/75Mhz internal bus. Meanwhile Cyrix's mfg partner, IBM, still has competing uses for its older 0.6 micron fab facilities, while Thompson is even worse off. P.S. MSFT is down? It's up 20% in the last five weeks.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next