SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tenchusatsu who wrote (75477)10/14/1999 3:39:00 AM
From: Petz  Read Replies (3) of 1572942
 
Tench, re:<To be sure, the L2 cache isn't the end-all-be-all of performance>

I consider the Intel high throughput cache to be the final "mid life kicker" of the P6 design. The fact that doing that approximates AMD's 7th generation design clock for clock does not worry me because:
1. AMD's L2 throughput and latency can certainly be improved once the L2 moves on-chip (Athlon 0.18)
2. Improved L2 will benefit the Athlon more than the P6 core because of the deeper pipeline
3. An Athlon with on-chip L2 (0.18 process) will therefore outperform the CuMine clock for clock and it will apparently run at higher MHz also.

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News