Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Goutam who wrote (76161)	10/20/1999 2:54:00 AM
From: Petz	Read Replies (2) of 1571644

Another thought on why Dresden won't be at "production level output" until 2H'00. The ideal 0.18 chips should have either a 256K L1 or integrated L1 and L2. Changing the L1 size generally requires a redesign of the core, which takes time. The "test chips" out of Dresden this quarter may just be shrunk 0.25 Athlons with 128K L1 and no integrated L2. Actually to redesign the core and get to production levels in 6-9 months is very aggressive and must be enabled by the tools used in the Athlon design. Intel's lack of similar tools is the reason why the CuMine still has the same 32K L1 cache. They would have gotten more bang for the buck by increasing L1, but redesigning an Intel core takes over a year. Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next