SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Ali Chen who wrote (76340)10/21/1999 3:13:00 AM
From: Bilow  Read Replies (1) of 1577147
 
Hi Ali Chen; My interpretation of that HardOCP info is at #reply-11568974

Essentially, launch voltage refers to the voltage of the data bus (at the pin of the driving RDRAM), at the moment the chip starts to drive a low voltage (logic one). Because of the way the bus is terminated, each output has to drive through its own reflections. It's kind of a nasty spec, you can explore the links to the above post if interested. My expectation is that this technology isn't going to be very rugged in the field. I would guess predict that the box maker's test engineers are really pounding hard on these chips.

I know nothing about the AGP4X specification. Could you provide a link or a little more illumination on that 100ps specification they've got? Seems pretty tight. Timing that critical is usually hard to meet, but there are a few exceptions. (For example, two equivalent outputs from the same chip with the same waveform, and driving identical loads, and located close to each other...)

-- Carl
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News