Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Ali Chen who wrote (76491)	10/23/1999
From: THE WATSONYOUTH	Read Replies (1) of 1574997

Re: "If not, and if the optimal pipeline length for x86 architecture was found to be about 10-12-15 stages, there is little reason to believe that any other re-shuffling or partitioning of prefetch, decode, execute, and retire functions will result in much faster and better performing x86 CPU than AMD Athlon or Intel CuMine." Ali - What's your take on Moto repipelining the PowerPC design? (currently 4 stage to I believe planned 8 stage) Would you expect significant higher MHz. How much?? Any guesses? Currently, it can only achieve 500MHz in .25um vs. 600MHz for 12? stage PIII. Clock for clock, it outperforms PIII. THE WATSONYOUTH

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next