Formerly About Advanced Micro Devices Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Tenchusatsu who wrote (76944)	10/25/1999 8:35:00 PM
From: dumbmoney	Read Replies (2) of 1577123

Tell me this, Ali. If all my "undergraduate ramblings about traffic streams hold no water what-so-ever," then why is AMD rumored to be working on a chipset with dual DDR channels? Those DDR channels are going to achieve a maximum bandwidth of 4.2 GB/sec. But to paraphrase your favorite colorful quote from Steve, "who gives a fsck if you can pull 4.2GB/s..." Right? Don't be stupid. The PIII is limited to 1GB/s, the Alpha bus is not. Further, I presume that the dual-DDR chipset supports two CPUs, where the CPU bus is not shared (in Intel SMP the bus is shared). The 840 is a very unbalanced design. The CPU can't use the 3.2GB/s memory bandwidth because the FSB is a bottleneck.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next