SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (77125)10/26/1999 1:56:00 PM
From: Saturn V  Read Replies (4) of 1571291
 
Ref <Are you sure the voltage should remain the same? Often shrinks drop the voltage to drop the heat per unit area.>

A shrink of the MOS gate , must be accompanied by an equivalent reduction in gate oxide thickness.If this is not done the gate will not shutoff in the OFF state. The thinner oxide and shorter channels create several reliability problems, unless the voltage is reduced. So most shrinks are accompanied by a reduction in voltage.

Luckily the power dissipation on a chip drops dramatically with a shrink because of the the reduced Capacitive loads and lower voltages. However the part gets faster, and the higher speed negates some of lower power.[ P = fCV^2].

So the shrinks typically run cooler and at a lower voltage.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News